Verification of Physical Chip Layouts Using GDSII Design Data | IEEE Conference Publication | IEEE Xplore