Multiple word/bit line redundancy for semiconductor memories | IEEE Journals & Magazine | IEEE Xplore