Depletion/enhancement CMOS for a lower power family of three-valued logic circuits | IEEE Journals & Magazine | IEEE Xplore