Energy–Delay Optimization of 64-Bit Carry-Lookahead Adders With a 240 ps 90 nm CMOS Design Example | IEEE Journals & Magazine | IEEE Xplore