Improving a design methodology of synthesizable VHDL with formal verification | IEEE Conference Publication | IEEE Xplore