A framework for solving logical topology design problems within constrained computation time | IEEE Journals & Magazine | IEEE Xplore