A two-stage switch with load balancing scheme maintaining packet sequence | IEEE Journals & Magazine | IEEE Xplore