High-performance fully depleted silicon nanowire (diameter /spl les/ 5 nm) gate-all-around CMOS devices | IEEE Journals & Magazine | IEEE Xplore