Shallow junctions on pillar sidewalls for sub-100-nm vertical MOSFETs | IEEE Journals & Magazine | IEEE Xplore