A Framework for Coarse-Grain Optimizations in the On-Chip Memory Hierarchy | IEEE Conference Publication | IEEE Xplore