Low-power memory addressing scheme for fast fourier transform processors | IEEE Conference Publication | IEEE Xplore