A combinational logic implementation of S-box of AES | IEEE Conference Publication | IEEE Xplore