A 135–160 GHz balanced frequency doubler in 45 nm CMOS with 3.5 dBm peak power | IEEE Conference Publication | IEEE Xplore