Fault tolerant structures for nanoscale gates | IEEE Conference Publication | IEEE Xplore