A worst-case circuit delay verification technique considering power grid voltage variations | IEEE Conference Publication | IEEE Xplore