Multiobjective optimization for transistor sizing of CMOS logic standard cells using set-oriented numerical techniques | IEEE Conference Publication | IEEE Xplore