A mechanistic model of memory level parallelism fed with cache miss rates | IEEE Conference Publication | IEEE Xplore