A computer-based-design approach to partitioning and mapping of computer logic graphs | IEEE Journals & Magazine | IEEE Xplore