Design of an efficient vedic binary squaring circuit | IEEE Conference Publication | IEEE Xplore