An all-digital PLL with SAR frequency locking system in 65nm SOTB CMOS | IEEE Conference Publication | IEEE Xplore