45nm PD SOI FET gate resistance optimization for mmw applications | IEEE Conference Publication | IEEE Xplore