VLSI design and analysis of low power 6T SRAM cell using cadence tool | IEEE Conference Publication | IEEE Xplore