Enhanced low-power high-speed adder for error-tolerant application | IEEE Conference Publication | IEEE Xplore