Development of self-assembled 3-D integration technology and study of microbump and TSV induced stress in thinned chip/wafer | IEEE Conference Publication | IEEE Xplore