Modelling of breakdown voltage in sub-micron SOI transistors | IEEE Conference Publication | IEEE Xplore