Decimal addition in FPGA | IEEE Conference Publication | IEEE Xplore