Comparing RTL and high-level synthesis methodologies in the design of a theora video decoder IP core | IEEE Conference Publication | IEEE Xplore