A Deductive Method for Simulating Faults in Logic Circuits | IEEE Journals & Magazine | IEEE Xplore