A Regular Layout for Parallel Adders | IEEE Journals & Magazine | IEEE Xplore