High-Speed VLSI Multiplication Algorithm with a Redundant Binary Addition Tree | IEEE Journals & Magazine | IEEE Xplore