A highly regular and scalable AES hardware architecture | IEEE Journals & Magazine | IEEE Xplore