A Switch-Level Timing Verifier for Digital MOS VLSI | IEEE Journals & Magazine | IEEE Xplore