Secure Scan: A Design-for-Test Architecture for Crypto Chips | IEEE Journals & Magazine | IEEE Xplore