Heuristics for Area Minimization in LUT-Based FPGA Technology Mapping | IEEE Journals & Magazine | IEEE Xplore