Physical-Layer Modeling and System-Level Design of Chip-Scale Photonic Interconnection Networks | IEEE Journals & Magazine | IEEE Xplore