Constraint-Based Layout-Driven Sizing of Analog Circuits | IEEE Journals & Magazine | IEEE Xplore