Test-Architecture Optimization and Test Scheduling for TSV-Based 3-D Stacked ICs | IEEE Journals & Magazine | IEEE Xplore