Design Methodology for Synthesizing Resonant Clock Networks in the Presence of Dynamic Voltage/Frequency Scaling | IEEE Journals & Magazine | IEEE Xplore