A Design-for-Test Solution Based on Dedicated Test Layers and Test Scheduling for Monolithic 3-D Integrated Circuits | IEEE Journals & Magazine | IEEE Xplore