VLSI Implementation of a Multi-Mode Turbo/LDPC Decoder Architecture | IEEE Journals & Magazine | IEEE Xplore