A Logic Synthesis Methodology for Low-Power Ternary Logic Circuits | IEEE Journals & Magazine | IEEE Xplore