Device design for subthreshold slope and threshold voltage control in sub-100-nm fully depleted SOI MOSFETs | IEEE Journals & Magazine | IEEE Xplore