Modeling of the Threshold Voltage in Strained - CMOS Architectures | IEEE Journals & Magazine | IEEE Xplore