Design, Optimization, and Scaling of MEM Relays for Ultra-Low-Power Digital Logic | IEEE Journals & Magazine | IEEE Xplore