Noise Margin, Delay, and Power Model for Pseudo-CMOS TFT Logic Circuits | IEEE Journals & Magazine | IEEE Xplore