Compact Model for Double-Gate Tunnel FETs With Gate–Drain Underlap | IEEE Journals & Magazine | IEEE Xplore