Physical Modeling of Charge Trapping in 4H-SiC DMOSFET Technologies | IEEE Journals & Magazine | IEEE Xplore