3-Dimensional Integration for Interconnect Reduction in for Nano-CMOS Technologies | IEEE Conference Publication | IEEE Xplore