Optimal logic synthesis and testability: two faces of the same coin | IEEE Conference Publication | IEEE Xplore