Empirical failure analysis and validation of fault models in CMOS VLSI | IEEE Conference Publication | IEEE Xplore